
clk
rst
count0_i
I0
O
RTL_INV
count_reg[1:0]
CLR
C
D
Q
RTL_REG_ASYNC
clk_0
clk_180_i
I0
O
RTL_INV
clk_180
div_2_reg
CLR
C
D
Q
RTL_REG_ASYNC
div_20_i
I0
O
RTL_INV
clk_90_i
I0
I1
O
RTL_XOR
clk_90
clk_270_i
I0
O
RTL_INV
clk_270